

OMB-UM: Design, Implementation, and Evaluation of CUDA Unified Memory Aware MPI Benchmarks PMBS '19

Karthik Vadambacheri Manian, Ching-Hsiang Chu, Ammar Ahmad Awan, Kawthar Shafie Khorassani, Hari Subramoni, and Dhabaleswar K. Panda

Network Based Computing Laboratory (NBCL)

Dept. of Computer Science and Engineering

The Ohio State University

{vadambacherimanian.1, chu.368, awan.10, shafiekhorassani.1, subramoni.1,

- Introduction
- Motivation
- Research Challenges
- Design
- Evaluation
- Discussion
- Conclusion

- Helps to characterize a system
- Provides various options for experimentation
- Benchmark results should be unambiguous

- MPI, OpenSHMEM, UPC & UPC++ benchmarks
- Pt2Pt, Collective & One-sided
 - Blocking & Non-blocking
- Support for CUDA & OpenACC extensions
 - Support for CUDA Managed/Unified Memory



<u>Courtesy: NVI</u> <u>DIA developer</u> blogs

```
CPU CODE
void sortfile(FILE *fp, int
N) {
  char *data;
  data = (char)
*)malloc(N);
  fread(data, 1, N, fp);
  gsort(data, N, 1,
compare);
  use data(data);
  free(data);
```

CUDA CODE with Unified void sortfile(FILE *fp, int N) { char *data; cudaMallocManaged(&data, N); fread(data, 1, N, fp); *qsort*<<<...>>>(*data*, *N*, 1, compare); cudaDeviceSynchronize(); use data(data); cudaFree(data);

- Unified Memory (UM) can be either on the host or device
- Effective location of UM is the location where UM currently resides



- Introduction
- Motivation
- Research Challenges
- Design
- Evaluation
- Discussion
- Conclusion

ZD Stench Pseudocode



USU_latency Pseudocode



Limitations in current state of the art

- Oblivious to the effective location of UM buffers
- No provision to set the 4 possible UM effective locations
 - ≻ MH-MH
 - ≻ MD-MH
 - ≻ MH-MD
 - ≻ MD-MD
- In conclusion, there is a need for properly benchmarking middleware libraries on UM

- Introduction
- Motivation
- Research Challenges
- Design
- Evaluation
- Discussion
- Conclusion

How can a full-fledged UM Aware OMB (OMB-UM) be designed to provide the facility to set the four possible effective locations for UM buffers leading to the full characterization of UM aware MPI on modern GPU clusters?

Research Challenges

Can the performance of UM aware MPI be characterized fully? How to achieve the different data placements for UM buffer? the characteristics of the CUDA kernels employed for UM data placement?

Let's design

OMB-UM

What are

- Introduction
- Motivation
- Research Challenges

• Design

- Evaluation
- Discussion
- Conclusion

UM BUTTER Placements





MD - MH





All the buffers involved are managed buffers

PMBS '19





 $Bandwidth_{MD-MD} = (M \times window_size)/(t_{bw} -$

PMBS '19

Laboratory

18

- Introduction
- Motivation
- Research Challenges
- Design
- Evaluation
- Discussion
- Conclusion

| CPU | GPU | Interconne ct | NVLink | OS |
|--------------------------|------------|------------------|--------|---------------|
| Sandy Bridge E5- 2670 | Volta V100 | EDR | No | RHEL 7.5.1804 |
| Haswell E5-2687W | Volta V100 | EDR | No | RHEL 7.5.1804 |
| OpenPOWER POWER9 | Volta V100 | EDR | Yes | RHEL 7.6 |

- Latency MH MH has bump due to advanced managed memory designs.
- Performance of managed buffers on par with device and host buffers



Latency MD MD

- intra-node & inter-node MD-MD small to medium message bandwidth needs improvement
 - Caused by excessive movement of UM buffers between host & device
 - Performance worsens when the size of the message buffer increases

| Managed Buffer Page Faults | | | | |
|----------------------------|-----------|-----------|---|--|
| | On GPU | On CPU | | |
| | 65293 | 101630 | 1 | |
| | 05255 | 101030 | | |





Laboratory



PMBS '19

-HH -DD -MD MD

 intra-node bibw: OpenMPI needs improvement



Managed Buffer Page Faults

| MPI Library | On GPU | On CPU |
|-----------------|--------|--------|
| OpenMPI+U CX | 284557 | 295680 |
| SpectrumM Pl | 1248 | |

Bandwidth MD MD

Bi-Bandwidth MD MD



Latency MD MD



Broadcast on managed buffers

 inter-node latency: SpectrumMPI needs improvement
 Managed Page Faults

| MPI Library | On GPU | On CPU | | | |
|-----------------|--------|--------|--|--|--|
| OpenMPI+U CX | 70445 | 74020 | | | |
| SpectrumM Pl | 351864 | 390526 | | | |



- CUDA Unified Memory greatly improves the user productivity
- Hardware support for UM in latest Pascal/Volta GPUs greatly improved the UM performance
- Current state of the art UM-Aware benchmarks do not accurately capture the effective location of UM buffer
- The proposed OMB-UM benchmarks provides necessary options to set the effective location of UM buffer
- Various insights obtained from evaluating OMB-UM are discussed along with potential solutions

PMBS '19

Thank You!

{vadambacherimanian.1, chu.368, awan.10, shafiekhorassani.1, subramoni.1, panda.2}@osu.edu

> Network-Based Computing Laboratory <u>http://nowlab.cse.ohio-state.edu/</u>



The High-Performance MPI/PGAS Project http://mvapich.cse.ohio-state.edu/



